Abstract-Low power modulators are most efficient for wireless communication. The conventional BPSK modulator consumes more power and area. In this work, the new approaches for BPSK modulator are discussed and recorded. The four new approaches consume less area and power than the conventional design of BPSK Modulator. The power and area consumed by new approaches are compared with the conventional method. Cadence software is used for the simulation and synthesis, the power and area reduction in 180nm, 90nm and 45nm CMOS Technology is reported, MATLAB/SIMULINK is used to do BER analysis of BPSK modulator with AWGN channel. The new architectures enhance the performance of BPSK Modulator in consuming less power and utilizing less area than the conventional design.
I. INTRODUCTION
The transmission of digital information through the analog channel is addressed as digital communication.
The modification of the carrier in consequently with the information signal is named as modulation. Phase Shift Keying is the adaptation of carrier parameters according to the information signal. The Binary Phase Keying (BPSK), Quadrature Phase Shift keying (QPSK) and Quadrature Amplitude Modulation (QAM) are the phase shift keying methods used in the digital communication.. BPSK modulation technique is generally used in wireless communication for its simple structural design of transmitter and receiver. In this paper an improved architectural design of the BPSK modulator is presented. This work aims at refining the existing design by reducing the hardware requirement and optimizing resource utilization in the design of BPSK modulator.
The BPSK is thought to be powerful modulation strategy in variance with the QPSK as the receiving system of BPSK is elementary to recollect the original information bits. BPSK demodulator needs only two decision points to recover the original data. BPSK can attain higher distance from the base station to mobile users in comparability with the QPSK. QPSK transmits more bits than BPSK, but it is highly susceptible to errors than BPSK. This paper is carved up into five sections. In Section-1 digital modulation schemes, benefits of BPSK over QPSK are presented. In Section-2 the types of modulators that are to be discussed in the next incisions are elaborated in depth. The conventional BPSK modulator design and its working is expressed in Section-3. BPSK modulator with Booth Algorithm architecture is presented in Section-4. This section represents the working of each block of new architecture of BPSK and also informs how this new architecture assists in reducing hardware requirement of BPSK digital system in comparison with the existing BPSK digital design. BPSK Modulator with Iterative Algorithm is talked over with block diagram and flow-chart in Section-5. In section-6, a simplified architecture for BPSK Modulator is recorded. The design of the new BPSK modulator's architecture is carried out using Verilog hardware description language and CADENCE software is used for simulation and synthesis. Finally results of all modulators are exhibited in the Section-7, which confirms this new designs are functioning and can create BPSK modulated signal. The section-8 details about the comparison and analysis of new architecture with the conventional design. The comparison shows that the new architecture consumes less power and area than the conventional architecture. Section-9 details about the Bit Error Rate analysis (BER) analysis of BPSK modulator on AWGN channel. BER analysis is performed for various values of Eb/No. Section-10 exhibit the implementation of Digital Costas loop using BPSK modulator. Section-11 describes the Simulation Results of BPSK with Costas Loop to retrieve the message signal after demodulation.
II. MODULATORS
The BPSK modulator discussed in earlier work are reported with more power consumption. The following low power consumed BPSK modulators are discussed and compared in this paper. 
III. CONVENTIONAL BPSK MODULATOR
BPSK is a Bi-phase modulation method, where the zeroes and ones in a binary message are comprised by two dissimilar phase values. The base functions are impertinent to each other. The modulation is attained by varying the phase of the sinusoidal signal based on the message bits. S 1 (t) = Ac cos (2πf c t), 0 ≤ t ≤ Tb for binary 1
S 0 (t) = Ac cos (2πf c t + π), 0 ≤ t ≤ Tb for binary 0
Where, Ac is the amplitude of the signal. fc is the carrier frequency. Tb is the bit period in seconds. S 0 (t) stands for the carrier signal, when message signal m(t) = '0' is propagated. S 1 (t) stands for the carrier signal, when information bit m(t) = '1' is propagated.
A. Conventional BPSK Transmitter
The Binary data is enforced to Encoder block. The data is converted to NRZ format. The carrier sine wave generated by local oscillator is applied to the multiplier block with the NRZ output to originate the BPSK Modulated output as depicted in Fig. 1 . 
B. Conventional BPSK Receiver
A conventional BPSK demodulator is indicated in Fig.2 . The BPSK demodulator comprises of mixer, band pass filter and detector. The modulated BPSK signal is multiplied on the carrier signal originated by the local oscillator. The signal is band limited and enforced to the detector. A detector makes a conclusion on each bit based on a threshold to create the Message Signal. The implementation of BPSK using Booth multiplier is as pictured below in Fig. 4 . If the input bit stream is 10, the phase data is subtracted from the product register and arithmetic right shift is executed, if the input bit stream is 01, the phase data is appended to the product register and arithmetic right shift is carried out. If the input bit stream is 00 or 11, directly the arithmetic right shift is attained on the data. 
VI. PROPOSED BPSK MODULATOR-3
The proposed BPSK Modulator-3 is revealed below in Fig 7. It is the simplified block diagram. It comprises of selector and control block. Initially the digital carrier data generated from the above blocks are stored in memory, Later the carrier phase data is picked out accordingly with the input data. VII. RESULTS
A. Conventional BPSK Modulator
The results of conventional BPSK modulator are represented in Table 1 , below. The Table details about Leakage Power and Dynamic power. The total power is the addition of dynamic and leakage Power. The total power in nW and area in um 2 is comprised in 180nm, 90nm and 45nm CMOS technology. The power consumption is reported as 174059 nW, 52432 nW and 12083nW in 180nm, 90nm and 45nm CMOS technology respectively. The area utilized is covered as 8968µm 2 , 2894µm 2 and 692µm 2 in 180nm, 90nm and 45nm respectively. The area and power requirement decreases with the technology. 
B. BPSK Modulator with Booth Algorithm
The results of BPSK Modulator with Booth Algorithm in 180nm, 90nm and 45nm are detailed in Table 2 . The power consumption is accounted as 86165.7nW, 22260.2nW and 3848.8nW in 180nm, 90nm and 45nm CMOS technology respectively. The area utilized is described as 1869µm 2 , 584µm 2 and 146 µm 2 in 180nm, 90nm and 45nm respectively. 
C. BPSK Modulator using Iterative Algorithm
The results of BPSK Modulator using Iterative Algorithm are covered in Table 3 below. The total power in nW and area in µm 2 in 180nm, 90nm and 45nm CMOS technology is pointed below in Table. The power consumption and area utilization of BPSK modulator with projected architecture-3 is elaborated in Table 4 . The total power consumed using this approach in 180nm, 90nm and 45nm CMOS technology respectively as 488.3nW, 1502nW and 383.3nW. The total area utilized using this approach in 180nm, 90nm and 45nm technology is 183µm 2 , 57µm 2 and 16µm 2 respectively.
VIII. COMPARISON AND ANALYSIS
The results obtained by each method are tabulated and compared. The following parameters of proposed approaches are compared with the conventional method.
Device utilization summary. 2. Power Consumption Report 3. Area Utilization Report

A. Device utilization Summary
The device utilized (LUTs and slices) by suggested approaches are compared with the conventional method. As elaborated in Table 5 , the conventional method uses 98 LUTs and 57 slices. The proposed approaches use minimum LUTs and slices than the conventional method. BPSK Modulator with Booth algorithm uses 74 LUTs and 39 slices. The BPSK Modulator using iterative algorithm uses 57 LUTs and 33 slices. Proposed BPSK Modulator-3 uses one-4 inputs LUT and 1-slice. The last method utilizes minimum logic blocks. The Table 5 is pictured in Fig.8 , below with bar graph. The power comparison of conventional BPSK modulator with proposed BPSK modulator in 180nm, 90nm and 45nm CMOS technology is rendered in Table 6 . The power consumption is minimum in suggested BPSK modulators in comparing with the conventional BPSK modulator.
B. Power Consumption Report
The power consumed by BPSK modulators is pictured in bar graph below in Fig. 9 . The power consumed in conventional BPSK method is 174059.836 nW, 52432.198nW and 12083.669nW in 180nm, 90nm and 45nm CMOS technology respectively.
The power consumed by BPSK Modulator with Booth algorithm is 86165.696nW 22260.198nW and 3845.788nW in 180nm, 90nm and 45nm respectively. The power consumed by BPSK Modulator with Iterative algorithm is 231214.421nW, 58868.566nW and 8033.803nW in 180nm, 90nm and 45nm technology respectively. Finally the power consumed by proposed BPSK Modulator-3 is 4888.261nW, 1502.034nW and 338.383nW in 180nm, 90nm and 45nm technology respectively. As shown in bar graph the power consumed by proposed Iterative algorithm is higher than the conventional BPSK Modulator. The other two proposed approaches consume minimum power than the conventional BPSK Modulator. 
C. Area Utilization Report
The conventional BPSK utilizes more area than the proposed BPSK modulators. Comparatively the BPSK modulator-3 utilizes minimum area than the other modulators. Table 7 . The synthesis carried out in 180nm, 90nm and 45nm CMOS technology respectively. The Table 7 is pictured in bar graph below in Fig. 10 . The proposed BPSK modulator using Iterative algorithm utilizes maximum area than the other proposed methods. 
IX. BPSK MODULATOR WITH AWGN CHANNEL
The information data is transmitted over AWGN channel. The data is toned using BPSK modulator and transmitted over AWGN channel and extracted by BPSK demodulator as shown in Fig.11 The Eb/No Versus Bit Error Rate analysis is carried out over AWGN channel using BPSK modulator and demodulator is indicated in Table 8 , as the Eb/No step-ups, bit error rate diminishes.
As depicted below in Fig. 12 . When Eb/No is 0dB, the error rate is 0.09524, when Eb/No increases from 0dB to 30dB, in steps of 5dB. The error rate minimizes. 
X. IMPLEMENTATION OF DIGITAL COSTAS LOOP
A Costas loop is a phase locked loop based circuit, which is used for carrier frequency recovery from suppressed carrier modulation signals. The main disadvantage of BPSK is that there will be phase errors in the received signal at the receiver end. To check the effective working of the receiver, a transmitter is designed. The design of the transmitter includes capturing an audio signal, sampling it and converting it into a digital signal, encoding it into a PN-sequence and modulating it using BPSK modulation technique. The transmitter section is depicted below in Fig. 13 . Costas loop involves two parallel crossing loops working together from the same Numerically-Controlled Oscillator (NCO). The primary loop is I arm, which uses the NCO as in a Phase Locked Loop (PLL) and the second, Q arm uses a 90 degree tilted NCO signal. I and Q combiner outputs are filtered by single pole Butterworth low pass filter. I and Q arm channel outputs are multiplied together and the result is scaled and filtered to produce the loop error. This loop error is used to control the NCO. The loop error should settle to a value when the loop is locked. A negative loop error decreases the NCO increment resulting in a lower NCO frequency and a positive loop error increases the NCO increment resulting in a higher NCO frequency. The architectural level block diagram is as shown in the Fig. 15 , below. 
XI. SIMULATION RESULTS
The BPSK modulated signal is projected in Fig. 16 . When the information bit is binary 0, the phase of the carrier is not varying. When the information bit is 1 the phase reversal is 180 degree. The phase modulated BPSK signal is generated. The receiver can easily detect the message signal, whenever there is a change in the phase. The BPSK modulated message signal, the demodulated and filtered output is depicted in Fig. 18 . Fig.18 . BPSK modulated message signal, the demodulated and filtered output.
XII. CONCLUSION
In this paper, new approaches for BPSK modulators are suggested. The area utilized and power consumed by new BPSK modulator architectural designs are compared with the existing conventional BPSK modulator and revealed that BPSK modulator using Booth Multiplier and proposed BPSK Modulator-3 consumes minimum power than the conventional BPSK method. The area and device utilization in proposed approaches is reduced in comparison with the conventional method. The simulation and synthesis is carried by using CADENCE tool. The work is carried out in 180nm, 90nm and 45nm CMOS technologies. The results are tabulated and compared and proved that the new approaches are efficient than the conventional technique in terms of power and area. ACKNOWLEDGMENT I wholeheartedly thank my college JSS Academy of technical education for providing me a lab facility to carry out this work.
